

# RD74LVC540B

# Octal Buffers / Line Drivers with 3-state Outputs

REJ03D0113-0200 Rev.2.00 Mar. 03, 2005

### **Description**

The RD74LVC540B has eight inverter drivers with three state outputs in a 20 pin package. When  $\overline{G}1$  and  $\overline{G}2$  is low level, this drivers set up output is enable. Low voltage and high-speed operation is suitable at the battery drive product (note type personal computer) and low power consumption extends the life of a battery for long time operation.

### **Features**

•  $V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}$ 

• All inputs  $V_{IH}$  (Max.) = 5.5 V (@V<sub>CC</sub> = 0 V to 5.5 V)

• All outputs  $V_{OUT}$  (Max.) = 5.5 V (@ $V_{CC}$  = 0 V or output off state)

• Typical  $V_{OL}$  ground bounce < 0.8 V (@ $V_{CC}$  = 3.3 V, Ta = 25°C)

• Typical  $V_{OH}$  undershoot > 2.0 V (@ $V_{CC}$  = 3.3 V, Ta = 25°C)

• High output current  $\pm 4 \text{ mA} (@V_{CC} = 1.65 \text{ V})$ 

 $\pm 8 \text{ mA } (@V_{CC} = 2.3 \text{ V})$ 

 $\pm 12 \text{ mA } (@V_{CC} = 2.7 \text{ V})$ 

 $\pm 24 \text{ mA} (@V_{CC} = 3.0 \text{ V to } 5.5 \text{ V})$ 


• Ordering Information

Part Name	Package Type	Package Code	Package	Taping Abbreviation
		(Previous Code)	Abbreviation	(Quantity)
RD74LVC540BFPEL	SOP-20 pin (JEITA)	PRSP0020DD-B	FP	EL (2,000 pcs / Reel)
		(FP-20DAV)		
RD74LVC540BTELL	TSSOP-20 pin	PTSP0020JB-A	Т	ELL (2,000 pcs / Reel)
		(TTP-20DAV)		


### **Function Table**

<del>G</del> 1	<del>G</del> 2	Α	Output ₹
L	L	L	Н
L	L	Н	L
Н	X	X	Z
X	Н	X	Z

H: High levelL: Low levelX: ImmaterialZ: High impedance



## **Pin Arrangement**



## **Absolute Maximum Ratings**

Item	Symbol	Ratings	Unit	Conditions	
Supply voltage	V <sub>CC</sub>	-0.5 to 7.0	V		
Input diode current	I <sub>IK</sub>	-50	mA	$V_1 = -0.5 \text{ V}$	
Input voltage	VI	-0.5 to 7.0	V		
Output diode current	I <sub>OK</sub>	-50	$-50$ mA $V_{O} = -0$ .		
		50		$V_O = V_{CC} + 0.5 \text{ V}$	
Output voltage	Vo	-0.5 to V <sub>CC</sub> +0.5	V	Output "H" or "L"	
		-0.5 to 7.0		Output "Z" or V <sub>CC</sub> :OFF	
Output current	Io	±50	mA		
V <sub>CC</sub> , GND current / pin	I <sub>CC</sub> or I <sub>GND</sub>	100	mA		
Storage temperature	Tstg	-65 to +150	°C		

Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

## **Recommended Operating Conditions**

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V <sub>CC</sub>	1.5 to 5.5	V	Data hold
		1.65 to 5.5		At operation
Input / output voltage	Vı	0 to 5.5	V	<u>G</u> 1, <u>G</u> 2, A
	Vo	0 to V <sub>CC</sub>		Output "H" or "L"
		0 to 5.5		Output "Z" or V <sub>CC</sub> :OFF
Operating temperature	Ta	-40 to 85	°C	
Output current	I <sub>OH</sub>	-4	mA	V <sub>CC</sub> = 1.65 V
		-8		V <sub>CC</sub> = 2.3 V
		-12		V <sub>CC</sub> = 2.7 V
		-24		V <sub>CC</sub> = 3.0 V to 5.5 V
	I <sub>OL</sub>	4	mA	V <sub>CC</sub> = 1.65 V
		8		V <sub>CC</sub> = 2.3 V
		12		V <sub>CC</sub> = 2.7 V
		24		V <sub>CC</sub> = 3.0 V to 5.5 V
Input rise / fall time *1	t <sub>r</sub> , t <sub>f</sub>	20	ns/V	V <sub>CC</sub> = 1.65 V to 2.7 V
		10		V <sub>CC</sub> = 3.0 V to 5.5 V

Notes: 1. This item guarantees maximum limit when one input switches.

Waveform: Refer to test circuit of switching characteristics.

## **Electrical Characteristics**

			Ta = -40 to 85°C			
Item	Symbol	V <sub>CC</sub> (V)	Min	Max	Unit	Test Conditions
Input voltage	V <sub>IH</sub>	1.65 to 1.95	V <sub>CC</sub> ×0.65	_	V	
		2.3 to 2.7	1.7	_		
		2.7 to 3.6	2.0	_		
		4.5 to 5.5	V <sub>CC</sub> ×0.7	_		
	V <sub>IL</sub>	1.65 to 1.95	_	V <sub>CC</sub> ×0.35		
		2.3 to 2.7	_	0.7		
		2.7 to 3.6	_	0.8		
		4.5 to 5.5	_	V <sub>CC</sub> ×0.3		
Output voltage	V <sub>OH</sub>	1.65 to 5.5	V <sub>CC</sub> -0.2	_	V	I <sub>OH</sub> = -100 μA
		1.65	1.2	_		$I_{OH} = -4 \text{ mA}$
		2.3	1.7	_		$I_{OH} = -8 \text{ mA}$
		2.7	2.2	_		I <sub>OH</sub> = -12 mA
		3.0	2.4	_		
		3.0	2.2	_		I <sub>OH</sub> = -24 mA
		4.5	3.8	_		
	$V_{OL}$	1.65 to 5.5	_	0.2		I <sub>OL</sub> = 100 μA
		1.65	_	0.45		I <sub>OL</sub> = 4 mA
		2.3	_	0.7		$I_{OL} = 8 \text{ mA}$
		2.7	_	0.4		I <sub>OL</sub> = 12 mA
		3.0	_	0.55		$I_{OL} = 24 \text{ mA}$
		4.5		0.55		
Input current	I <sub>IN</sub>	0 to 5.5	_	±5.0	μΑ	$V_{IN} = 5.5 \text{ V or GND}$
Output leak current	I <sub>OFF</sub>	0	_	±5.0	μΑ	$V_{IN} / V_{OUT} = 5.5 V$
Off state output current	loz	2.7 to 5.5	_	±5.0	μΑ	$V_{IN} = V_{CC}$ or GND $V_{OUT} = 5.5$ V or GND
Quiescent supply	I <sub>CC</sub>	2.7 to 3.6	_	±5.0	μΑ	V <sub>IN</sub> = 3.6 to 5.5 V
current		2.7 to 5.5	_	5.0	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND
	Δl <sub>CC</sub>	2.7 to 3.6	_	500	μΑ	$V_{IN}$ = one input at( $V_{CC}$ -0.6)V, other inputs at $V_{CC}$ or GND

# **Switching Characteristics**

			Ta :	= -40 to 8	35°C		From	То
Item	Symbol	V <sub>cc</sub> (V)	Min	Тур	Max	Unit	(Input)	(Output)
Propagation delay time	t <sub>PLH</sub>	1.8±0.15	1.0	_	16.4	ns	А	Y
	t <sub>PHL</sub>	2.5±0.2	1.0	_	7.8			
		2.7	1.0	_	7.1			
		3.3±0.3	1.4	_	5.3			
		5.0±0.5	1.0	_	4.3			
Output enable time	t <sub>ZH</sub>	1.8±0.15	1.0	_	16.4	ns	G1 or G2	Y
	$t_{ZL}$	2.5±0.2	1.0	_	10.5			
		2.7	1.0	_	8.0			
		3.3±0.3	1.1	_	6.6			
		5.0±0.5	1.0	_	6.0			
Output disable time	t <sub>HZ</sub>	1.8±0.15	1.0	_	15.9	ns	G1 or G2	Y
	$t_LZ$	2.5±0.2	1.0	_	9.0			
		2.7	1.0	_	8.2			
		3.3±0.3	1.8	_	7.4			
		5.0±0.5	1.0	_	6.4			
Between output pins skew *1	t <sub>OSLH</sub>	1.8±0.15	_	_	_	ns		
	t <sub>OSHL</sub>	2.5±0.2	_	_	_			
		2.7	_	_	_			
		3.3±0.3	_		1.0			
		5.0±0.5	_		1.0			
Input capacitance	C <sub>IN</sub>	3.3		4.0	_	pF		
Output capacitance	Co	3.3	_	8.0	_	pF		


Note: 1. This parameter is characterized but not tested.

 $tos_{LH} = |t_{PLHm} - t_{PLHn}|, tos_{HL} = |t_{PHLm} - t_{PHLn}|$ 

# **Operating Characteristics**


			Ta = 25°C				
Item	Symbol	V <sub>CC</sub> (V)	Min	Тур	Max	Unit	Test conditions
Power dissipation C <sub>PD</sub>	$C_{PD}$	1.8	_	22	_	pF	f = 10 MHz
Capacitance		2.5	_	25	_		
		3.3	_	25	_		
		5.0	_	30	_		

### **Test Circuit**




Rev.2.00 Mar. 03, 2005 page 6 of 8

### Waveforms - 1



### Waveforms - 2





V <sub>CC</sub> (V)	INF	PUTS	Vref	V <sub>TT</sub>	$C_L$	Rı	$ _{\Lambda V} $	
VCC (V)	VI	t <sub>r</sub> / t <sub>f</sub>	viei	* 1 1	OL.	, , L	Δ۷	
$V_{CC} = 1.8 \pm 0.15 \text{ V}$	V <sub>CC</sub>	≤ 2 ns	1/2 Vcc	2 × Vcc	30 pF	1.0 kΩ	0.15 V	
$V_{CC} = 2.5 \pm 0.2 \text{ V}$	V <sub>CC</sub>	≤ 2 ns	1/2 Vcc	2 × Vcc	30 pF	500 Ω	0.15 V	
$V_{CC} = 2.7 \text{ V}$	2.7 V	≤ 2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
$V_{CC} = 3.3 \pm 0.3 \text{ V}$	2.7 V	≤ 2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
$V_{CC} = 5.0 \pm 0.5 \text{ V}$	V <sub>CC</sub>	≤ 2.5 ns	1/2 Vcc	2 × Vcc	50 pF	500 Ω	0.3 V	

Notes:

- 1. Input waveform : PRR = 10 MHz, duty cycle 50%
- Waveform A shows input conditions such that the output is "L" level when enable by the output control.
- 3. Waveform B shows input conditions such that the output is "H" level when enable by the output control.

### **Package Dimensions**





Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- (ii) use of nontrammaple material of (iii) prevention against any maintention or misnap.

  Notes regarding these materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

  Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

  All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

  The information described here may contain technical inaccuracies or typographical errors.

  Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

  Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

  4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained here

- use.

  6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

  8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



**RENESAS SALES OFFICES** 

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

**Renesas Technology America, Inc.** 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

### Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. Unit2607 Ruijing Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001